Abstract-In this paper we present the design of a programmable frequency divider in 28 nm FD-SOI CMOS technology. It consists of the cascade of a divide-by-2 cell and divideby-2/3 blocks. The final circuit is capable of dividing by even numbers between 128 and 254. The forward-body-bias property of the process and the differential-cascode voltage-switch-logic (DCVSL) family are used to achieve high operation speed. The proposed circuit achieves a maximum operating frequency of 20 GHz at 1 V supply voltage. And the area and the power consumption of the programmable divider are 1815 μm 2 and 4.35 mW, respectively.
I. INTRODUCTION
High-speed frequency divider design is crucial for frequency synthesizers, clock generators, clock and data recovery circuits and satellite communication systems. In the 1980s and 1990s, designers preferred to use high-f T technologies like GaAs and BiCMOS in order to divide signals at tens of GHz frequency [1] - [3] . Afterwards, as the technology nodes went below 1 μm, it was possible to design multi-gigahertz speed frequency dividers in CMOS. The architectures of these CMOS dividers were commonly based on limited-outputswing current-mode-logic (CML) or LC injection-lock topologies [4] - [7] .
Today, the f T performance has dramatically increased with the availability of sub-100nm technologies. And, the potential of these new technologies for high-speed applications has been demonstrated. These technologies, however, suffer from the reduced supply voltage. On account of the drop in supply voltage, it is very hard to use cascode architectures and the circuits consume more power to keep the signal integrity at an acceptable level. Fully-Depleted Silicon-on-Insulator (FD-SOI) CMOS technology is a solution that can operate faster than bulk CMOS at the same supply voltage as it benefits from the body-bias techniques [8] . This body-bias property of FD-SOI technology has been exploited in various applications such as memories, arithmetic logic units and voltage controlled oscillators [9] - [11] .
In this paper, we will present a programmable frequency divider in 28 nm FD-SOI technology. Its topology consists of the cascade of divide-by-2 and divide-by-2/3 dividers. It can divide by the even numbers between 128 and 254. The speed of the design has been increased by using the forward-bodybias technique available in FD-SOI technology. The resulting circuit achieves a maximum operating frequency of 20 GHz at 1 V supply voltage without resorting to CML or LC injection- In Section II the features of the FD-SOI technology are explained. Section III discusses the properties of the stateof-the-art high-speed frequency dividers. Section IV is about the details of the proposed programmable frequency divider. In Section V, the simulation results are presented. Finally, concluding remarks will be given in Section VI.
II. FEATURES OF SOI TECHNOLOGY
From the invention of the integrated circuit (IC), year 1958, to date, the trend in IC design has been to scale down the minimum feature size. However, recent studies of 'International Technology Roadmap for Semiconductors ' (ITRS) shows that the pace of scaling is slowing down [12] . The main reason of this slowdown is the inferior transistor performance in nanometer regime. The transistor has degraded device mobility and increased leakage in these scaled technologies. Also, the reduction of the threshold voltage and the supply voltage has reached a limit. All these facts lead to flattening of the CMOS performance. FD-SOI is a planar technology that is a candidate to solve the problems of bulk silicon starting at the 28 nm node and scalable down to 14 nm [13] . Figure 1 illustrates the cross-sectional view of the FD-SOI device. The structure is composed of a thin body and a layer of oxide below the surface that is called the buried oxide (BOX). FD-SOI structure has many advantages over their bulk silicon counterpart among which the most important ones are: negligible drain-to-substrate capacitance, immunity to latch up, simple device isolation, reduced short channel effects, mitigated floating body effects and availability of body biasing [14] .
In this work, we will take advantage of the body biasing feature which enables the adjustment of the threshold voltage. Also, we will show that it is possible to control the speed of the circuit via body biasing.
III. STATE OF THE ART
The most important specifications of a frequency divider are speed, power consumption, area (number of transistors) and flexibility. Recently, inductorless divider designs employed the CML family or True-Single-Phase-Clock (TSPC) logic family to increase the speed. Several design examples can be found in the literature [15] - [19] .
Although CML circuits can achieve a very high operation frequency, they suffer from static power consumption. Also, their small output signal swing makes the approach sensitive to process and environmental variations. Moreover, usually a calibration block is necessary to avoid the variations in the output swing. And, when the dividers implemented with CML topology are used in the applications, they require an interface circuit to convert their output signal to CMOS levels. On the other hand, successful rail-to-rail high speed dividers utilizing TSPC architectures exist. Nevertheless, problems arose when the reset operation is in function. In high speed and programmable structures, it is hard to reset all internal nodes to proper voltage levels if TSPC logic is preferred. Due to these mentioned problems, a different approach is necessary for the construction of rail-to-rail high speed frequency divider design in modern technologies.
IV. DIVIDER DESIGN
The proposed programmable divider is presented in Figure  2 . It has a modular design, and it is comprised of a divide-by-2 cell and six cascaded divide-by-2/3 blocks. The final design can divide by any even number in the range between 128 and 254. The divide-by-2 circuit and the cascade of divide-by-2/3 dividers will be analysed in detail in the following subsections.
A. Divide-by-2 Stage
In general, a divide-by-2 circuit can be realised by only one D flip-flop (DFF) configured as in Figure 3a . This topology is chosen for the divide-by-2 block designed in this work as well. Since the aim is to achieve very high operation speed, conventional DFF architectures are not eligible. Differential-cascode voltage-switch-logic (DCVSL) family is suitable to be used in high frequency designs. It offers the advantages of low transistor count, small switching capacitance and small input capacitance [20] . On account of these advantages, DCVSL logic is preferred to construct the DFF of divide-by-2 divider. The schematic of the DCVSL latch can be seen in Figure 3b . This structure is also named as saturated-type latch since the outputs can swing from rail to rail. The proposed architecture includes a pair of cross-coupled PMOS transistors providing positive feedback, which is helpful to sharpen the transition edges of the output signal and to increase the speed of the gate. Also, the topology can produce inverting and non-inverting outputs. Here, the first two branches act as clocked inverters and the cross-coupled NMOS pair is used to hold the data. When the clock signal is high, the inverter operation is in function whereas the latch enters the hold mode when the clock signal goes low. Another point is that the forward body biasing (FBB) feature of the FD-SOI technology is utilized to achieve the lowest possible threshold voltage and to increase the speed. In the given configuration the body voltage of the NMOS transistors is set to the supply while the body voltage of the PMOS transistors is set to the ground to apply the FBB. 
B. Cascade of Divide-by-2/3 Dividers
The chain of six cascaded divide-by-2/3 units illustrated in Figure 2 is capable of dividing their input signal by any number from 64 to 127. It is important to set the outputs of these cells to proper voltage levels at the start up to avoid cycle skipping. Therefore, all cells are resettable. The 6-bit N 5:0 signal represents the integer divide ratio and each N i determines whether the individual cells will divide by 2 or 3. The frequency is divided by 2 when N is low, and it is divided by 3 when N is high. The mod in signal is a feedback input coming from the next stage in the cascaded chain and it determines when to check the N signal to decide division by 2 or 3. Division by 3 is achieved by swallowing one extra period of the input signal. The mod in is reclocked and sent out through mod out at the end of the division cycle. The structure is modular, and this eases the layout work and shortens the design time. Moreover, there are only local feedbacks between the adjacent cells, so long delay loops do not exist.
There can be several interpretations of divide-by-2/3 dividers, but the modular divide-by-2/3 architecture proposed in [21] has been used in our divider. The gate level schematic is shown in Figure 4 . Here, S in is the input to be divided. N and mod in are the control signals that decide the division ratio and S out is the divided output signal. The overall architecture is composed of 4 D-latches and 3 AND gates. The speed is determined by the D-latch as there is a feedback loop which includes all of the latches.
The first cell of the chain is designed with DCVSL topology while the remaining cells are designed with C 2 MOS logic based on the work in [22] . The reason of this choice is to save area and power at the consequent stages as they are not expected to operate at very high frequencies. The FBB is applied to these cells as well to establish the uniformity of the design. The programmable frequency divider is designed in 28 nm FD-SOI CMOS technology. The photo of the layout is shown in Figure 5 . The dimensions of the layout are 33 μm x 55 μm.
The functionality of the divider is tested at the typical corner with a temperature of 120 o C and a supply voltage of 1 V . It divides correctly up to 20 GHz for all possible divide ratios (from 128 to 254). An example input-output waveform with the output signals of all divide stages can be seen in Figure 6 . Here, the division ratio for the output frequency (CK OU T ) is 254. The extra swallowed period required by divide by 3 operation is clearly visible at all outputs.
The performance of the designed circuit according to the post layout simulation is summarised in Table I . When the performance is compared with the recent works, it is seen that CML topology tend to operate faster owing to its small output signal swing. However, our rail-to-rail divider has comparable speed with CML implementations. Furthermore, it offers programmability with reasonable power consumption and area occupancy. 
VI. CONCLUSION
This paper presented a modular and programmable frequency divider. These features are achieved by employing the cascade of division cells. The high frequency blocks are designed with DCVSL family. And the remaining blocks are formed with C 2 MOS logic. Also, the FBB property of the FD-SOI technology is used to further increase the speed. Owing to these techniques, the divider can achieve a very high operation speed of 20 GHz at 120 o C. The supply is 1 V and the outputs can swing from rail to rail. Simulation results show that the whole circuit consumes 4.35 mW. Based on this data, our design is suitable to be used as a divider in high speed frequency synthesisers, clock generators and data recovery circuits.
